top of page

C

H

I

P

S

Electronic Design Automation:
Verilog to Routing

Hands-on Exercises

Exercise 1

Design with C and HDL

Exercise 2

High-level Synthesis

Exercise 3

Logic Synthesis

Exercise 4

Floorplanning

Exercise 5

Placement

Exercise 6

Routing

Tools

  1. OpenFPGA

  2. OpenLane

  3. Xilinx Vivado/HLS

© 2022 CHIPS | PES University | Electronic City Campus, Bengaluru

bottom of page